

Europäisches Patentamt
European Patent Office
Office européen des brevets



(11)

EP 1 065 646 A2

(12)

EUROPEAN PATENT APPLICATION

(43) Date of publication:
03.01.2001 Bulletin 2001/01

(51) Int. Cl.⁷: G09G 3/28

(21) Application number: 00303611.8

(22) Date of filing: 28.04.2000

(84) Designated Contracting States:
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
MC NL PT SE
Designated Extension States:
AL LT LV MK RO SI

(30) Priority: 29.06.1999 JP 18274499

(71) Applicant: FUJITSU LIMITED
Kawasaki-shi, Kanagawa 211-8588 (JP)

(72) Inventors:
• Takayama, Kunio,
c/o Fujitsu Limited
Kawasaki-shi, Kanagawa 211-8588 (JP)
• Sakita, Koichi,
c/o Fujitsu Limited
Kawasaki-shi, Kanagawa 211-8588 (JP)
• Yoneda, Yasushi,
c/o Fujitsu Limited
Kawasaki-shi, Kanagawa 211-8588 (JP)

• Awamoto, Kenji,
c/o Fujitsu Limited
Kawasaki-shi, Kanagawa 211-8588 (JP)
• Hashimoto, Yasunobu,
c/o Fujitsu Limited
Kawasaki-shi, Kanagawa 211-8588 (JP)
• Yoshikawa, Kazuo,
c/o Fujitsu Limited
Kawasaki-shi, Kanagawa 211-8588 (JP)
• Kishi, Tomokatsu,
c/o Fujitsu Limited
Kawasaki-shi, Kanagawa 211-8588 (JP)

(74) Representative:
Hitching, Peter Matthew et al
Haseltine Lake & Co.,
Imperial House,
15-19 Kingsway
London WC2B 6UD (GB)

(54) Method for driving a plasma display panel

(57) A method is provided for driving a plasma display panel (1) that includes first and second display electrodes (X, Y) for generating surface discharge and address electrodes (A) that cross the display electrodes (X, Y) via a dielectric layer. In the preparation process of the addressing for forming a charge distribution corresponding to the display contents, a charge forming step and a charge adjusting step are performed. The charge forming step generates wall voltage having the same polarity at the same kind of interelectrode of all cells constituting the screen, for three kinds of interelectrodes, an interelectrode XY between the display electrodes, an interelectrode XA between the first display electrodes, an interelectrode XA between the first display electrode and the address electrode, and an interelectrode YA between the second display electrode and the address electrode. The charge adjusting step decreases the wall voltage by applying an increasing voltage that increases continuously or step by step.

In this way, a plasma display panel that can enlarge the voltage margin and can realize a stable display can be provided.

FIG. 6A

PREVIOUS UNLIGHTED





FIG. 6B

PREVIOUS LIGHTED



EP 1 065 646 A2

Description

BACKGROUND OF THE INVENTION5 Field of the Invention

[0001] The present invention relates to a method for driving a plasma display panel (PDP).

[0002] As a display device for a television set with a large screen, a surface discharge type AC plasma display panel is commercialized. This surface discharge type has first and second display electrodes that are arranged in parallel on a front side or a backside substrate as anodes and cathodes of display discharge for securing intensity. In the surface discharge type, three kinds of fluorescent material for color display, which is red, green and blue fluorescent material, can be disposed separately from the pair of display electrodes in the direction of the thickness of the panel. Thus, a deterioration of the fluorescent layer due to an ion impact upon discharge is reduced so that a long life color screen can be realized.

15 [0003] If the screen becomes larger, it is more difficult to make a cell structure uniform. If the cell becomes smaller, a small difference of the cell structure affects the discharge characteristics more largely. Therefore, in order to promote a wide screen and a high definition of the screen, a driving method is necessary that can permit a variation of the discharge characteristics and has a large margin of voltage.

20 Description of the prior art

[0004] As an electrode matrix structure of the surface discharge type plasma display panel, a "three-electrode structure" is known widely, in which an address electrode is arranged to cross a pair of display electrodes. The three-electrode structure basically has a pair of display electrodes for each row. An arrangement distance of the display electrodes in each row (a surface discharge gap length) is set to several dozens of microns so that the discharge can be generated by application of a voltage at approximately 150-200 volts. An electrode gap between neighboring rows is set to a value that is sufficiently larger than (several times of) the surface discharge gap length. The arrangement distance of the display electrode in each row is different from that between the rows. In another three-electrode structure, display electrodes whose number is one larger than the number n of the screen rows are arranged at an equal pitch, and the surface discharge is generated by neighboring electrodes as an electrode pair.

30 [0005] The display utilizes a memory function of a dielectric layer that covers display electrodes. Namely, addressing is performed for forming a charged state corresponding to a display contents in the line scanning format, and then a sustaining voltage V_s having alternating polarity is applied to the display electrode pair of each row. One of the display electrodes (a second display electrode) is used as a scanning electrode for addressing, and the address electrode is used as a data electrode.

35 [0006] The sustaining voltage V_s satisfies the following equation (1).

$$V_f - V_w < V_s < V_f \quad (1)$$

40 [0007] Here, V_f is a discharge starting voltage and V_w is a wall voltage between display electrodes.

[0008] When the sustaining voltage V_s is applied, a cell voltage V_c (a sum of the applied voltage and the wall voltage, which is also referred to as an effective voltage V_{eff}) exceeds the discharge starting voltage V_f in the cell having the wall charge, so that the surface discharge is generated along the surface of the substrate. By shortening the application period of the sustaining voltage V_s , an apparent continuous lighting state is obtained.

45 [0009] Since the cell of the plasma display panel is a binary light emitting element, middle tones are reproduced by setting the number of discharge times per one field in each cell in accordance with a gradation level. Color display is one of the gradation displays, and the display color of the display depends on a combination of intensity of three fundamental colors. The word "field" means a unit image of a sequential image display in this specification. In the television, it means each field of an interlace format frame, while in a non-interlace format such as a computer output, it means a frame itself. For the gradation display, one field includes plural subfields having weights of intensity, and the total number of discharge of one field is set by combining on and off of each subfield. If the application period (drive frequency) of the sustaining voltage V_s is constant, the application time of the sustaining voltage V_s is different between different weights of intensities.

50 [0010] In general, an addressing preparation period is assigned to the subfield along with an addressing period and a sustaining period. At the end of the sustaining period, cells with remaining wall charge and cells without remaining wall charge are mixed. Therefore, the charged states of all cells are uniformed in the addressing preparation period so that the reliability of the addressing is improved. Fundamentally, all cells are set to non-charged state in the addressing preparation period for a writing format addressing, while a constant quantity of wall charge is formed in all cells for an

erasing format addressing. However, there is a little variation of discharge characteristics between cells in fact. Therefore, if the charge quantity of all cells is made uniform, the voltage margin of addressing is narrowed by the variation of the characteristics.

[0011] A method of performing a preparation process is proposed in U.S. Patent No. 5,745,086 and Japanese unexamined patent publication No. 10-157107. The method includes a charge forming step and a charge adjusting step for enlarging the voltage margin of the addressing. In the charge forming stage, wall voltage having the same polarity is generated in all cells. It is not required to control the charge quantity strictly. In the charge adjusting step, a slowly increasing voltage having a small gradient (a ramp voltage used here) is applied so as to decrease the wall voltage to an appropriate value.

[0012] The principle of the charge adjusting will be explained as follows. When applying an appropriate mild ramp voltage as the conventional driving method shown in the Japanese unexamined patent publication No. 10-157107, the cell voltage V_c reaches the discharge starting voltage V_f , and after that a weak discharge occurs periodically so that the wall voltage drops gradually. The cell voltage alters a little with the drop of the wall voltage and the increase of the application voltage. However, it is kept substantially at the discharge starting voltage V_f . In addition, if an extremely gentle ramp voltage is applied as the conventional method shown in the U.S. Patent No. 5,745,086, the cell voltage V_c is close to the discharge starting voltage V_f and does not exceed the same while a continuous current flows so that the wall voltage drops gradually. In this specification, the discharge for decreasing the wall voltage gradually is referred to as a "charge adjusting discharge," which includes a state of generating a periodical minute discharge, a mixing state of discrete discharge and continuous discharge, and a state of continuous discharge. When the application of the ramp voltage is finished, the cell voltage V_c drops to the value V_{wr} of the wall voltage at the end of the charge adjusting discharge. This value V_{wr} corresponds to the difference between the discharge starting voltage V_f and the maximum value V_r of the applied ramp voltage as shown in the equation (2).

$$V_{wr} = V_f - V_r \quad (2)$$

[0013] It is obvious from the equation (2) that the value V_{wr} of the wall voltage does not depend on the value of the wall voltage at the start of the application of the ramp voltage, but depends on the setting of the maximum value V_r of the applied voltage. Therefore, in the charge forming stage, a wall voltage is generated in the range that can generate the charge adjusting discharge after that.

[0014] In the addressing after the above-mentioned charge adjusting, a pulse voltage that has the same polarity as the ramp voltage applied in the charge adjusting step is applied for generating an address discharge. Using the peak value (amplitude) V_p of the pulse voltage, the cell voltage V_c when applying the pulse voltage is expressed in the equation (3), i.e., it is the discharge starting voltage V_f plus $\Delta V (= V_p - V_r)$. If the ΔV is positive, the discharge occurs. If the ΔV is negative, the discharge does not occur.

$$V_c = V_{wr} + V_p = V_f - V_r + V_p = V_f + \Delta V \quad (3)$$

[0015] Here, ΔV is $V_p - V_r$

[0016] The values of V_r and V_p are set properly so that the discharge occurs. Thus, the differential voltage ΔV between the cell voltage V_c and the discharge starting voltage V_f becomes uniform even if the discharge starting voltage V_f has a variation among cells, so that the intensity of the discharge becomes uniform in all cells. Thus, the voltage margin is enlarged.

[0017] The above-mentioned U.S. patent and the Japanese unexamined patent publication No. 10-157107 disclose the driving method, in which a ramp voltage is applied simultaneously to two pairs of electrodes, one pair is the scanning electrode for selecting cells of addressing and the address electrode (this is referred to as an interelectrode YA), and the other pair is the display electrodes for sustaining (this is referred to as an interelectrode XY), and then a ramp voltage is applied simultaneously again for charge adjusting. Namely, the preparing process in the conventional method and the prior art includes a first step for generating a charge forming discharge at the interelectrode YA and the interelectrode XY, and a second step for generating a charge adjusting discharge at the interelectrode YA and the interelectrode XY. An increasing voltage is used for the charge forming discharge, so that the discharge intensity can be suppressed to the minimum and undesired light emission can be avoided.

[0018] In the experimental process researching the optimal application condition for applying the conventional driving method of the prior art (the driving method of performing two-step preparation), it was discovered that there is a substantial difference of the discharge characteristics of the address discharge between the "previously lighted cell" and the "previously unlighted cell". If this difference becomes small, the voltage margin increases. The previously lighted cell means the cell that was lighted in the last sustaining operation performed before the present addressing, and the previously unlighted cell means the cell except the previously lighted cell.

[0019] Fig. 21 shows voltage waveforms of the driving method of performing the two-step preparation process. Fig.

22 is a graph showing the dependence of the address discharge on the voltage in the driving method of performing the two-step preparation process. Figs. 23A and 23B show wall voltage at the interelectrode XA in the driving method of performing the two-step preparation process.

[0020] The amplitude of the voltage pulse applied to the display electrodes X, Y and the address electrode A (a bias potential with respect to the GND) is selected as shown in Table 1 for measuring the integral value of the light emission during the display period. The display pattern includes three patterns of red color, green color and blue color, each of which is divided into the case where the cell to be lighted is the previously lighted cell and the case where the cell to be lighted is the previously unlighted cell. Thus, for total six kinds of patterns, the state of the addressing was studied using a parameter of the address voltage V_a . The axis of ordinates in Fig. 22 has a relative scale standardized using the integral value of the light emission as one when all cells to be lighted are lighted properly in the display period.

Table 1

Addressing Preparation					Addressing			Display
First Step			Second Step					
$V1a$	$V1x$	$V1y$	$V2x$	$V2y$	Vy	Vsc	Va	Vs
0	0	430	170	0	-20	60	*	170

(The unit is volts and * is a parameter)

[0021] As shown in Fig. 22, there is a substantial difference of the addressing characteristics between the case of the previously lighted cell and the case of the previously unlighted cell in the red cell and the green cell. The characteristics are different depending on the color because the charge characteristics of the fluorescent material and the shape (especially the thickness of the film) of the fluorescent layer are different.

[0022] In order to evaluate the charge adjusting by the driving method of performing the two-step preparation process, the wall voltage at the interelectrode XA at the end of the charge adjusting is measured for various display patterns. The interelectrode XA means between the first display electrode X that is not a scanning electrode and an address electrode A. A ramp voltage was applied instead of the addressing operation in the measurement, so that the light emission can be observed by an oscilloscope. When the sum of the increasing applied voltage and the wall voltage reaches the discharge starting voltage, discharge occurs to emit light. Fig. 22 shows the applied voltage and the transition of the output of the light emission sensor in the condition that the display pattern is all white and the voltage of the addressing preparation is selected in accordance with Table 2.

Table 2

$V1a$	$V1x$	$V1y$	$V2x$	$V2y$
0	0	440	170	0

(The unit is volts)

[0023] As shown in Fig. 23A, the discharge occurred when the applied voltage is 4 volts for the previously unlighted cell. As shown in Fig. 23B, the discharge occurred when the applied voltage is -26 volts for the previously lighted cell. It was discovered that there is the difference of 30 volts of the wall voltage at the interelectrode XA depending on the display pattern.

SUMMARY OF THE INVENTION

[0024] The object of the present invention is to enlarge the voltage margin of the addressing and to realize the stable display.

[0025] In the present invention, charge adjusting is performed by applying an increasing voltage just before the addressing, for all of three interelectrode related to a first display electrode, a second display electrode and an address electrode.

[0026] According to a first aspect of the present invention, the method for driving a plasma display panel is provided. The plasma display panel includes first and second display electrodes making electrode pairs for generating surface discharge for each row of a screen, a dielectric layer for insulating the electrode pairs from the discharge space

and address electrodes crossing the first and second display electrodes via the dielectric layer. The method comprises a charge forming step and a charge adjusting step as a preparation process of addressing for forming charge distribution corresponding to display contents. The charge forming step generates wall voltage having the same polarity at the same kind of interelectrode of all cells constituting the screen, for three kinds of interelectrodes, an interelectrode XY between the display electrodes, an interelectrode XA between the first display electrode and the address electrode, and an interelectrode YA between the second display electrode and the address electrode. The charge adjusting step decreases the wall voltage by applying an increasing voltage that increases continuously or step by step.

[0027] According to a second aspect of the present invention, the charge forming step is performed by applying an increasing voltage that increases monotonously and continuously or step by step.

[0028] According to a third aspect of the present invention, the increasing voltage applied to at least one kind of interelectrode is a ramp voltage.

[0029] According to a fourth aspect of the present invention, the increasing voltage applied to at least one kind of interelectrode is a slow waveform voltage.

[0030] According to a fifth aspect of the present invention, the increasing voltage applied to at least one kind of interelectrode is a step voltage.

[0031] According to a sixth aspect of the present invention, a bias voltage for shortening the application period is added to the increasing voltage applied to at least one kind of interelectrode.

[0032] According to a seventh aspect of the present invention, the charge forming step and the charge adjusting step are performed for each of the three kinds of interelectrode sequentially.

[0033] According to an eighth aspect of the present invention, the application of the increasing voltage is performed for two of the three kinds of interelectrode simultaneously.

[0034] According to a ninth aspect of the present invention, the addressing is performed by generating the address discharge in both the interelectrode YA and the interelectrode XY using the second display electrode as a cathode. The preparation process includes first through third steps. The first step applies a voltage for generating charge forming discharge at the interelectrode XA and the interelectrode YA using the address electrode as a cathode. The second step applies the increasing voltage to the interelectrode XA after the first step. The increasing voltage has a polarity that makes the first display electrode a cathode. The second step also applies a voltage for generating charge forming discharge at the interelectrode XY using the first display electrode as a cathode. The third step applies the increasing voltage to the interelectrode XY and the interelectrode YA after the second step. The increasing voltage has a polarity that makes the second display electrode a cathode.

[0035] According to a tenth aspect of the present invention, the preparation process includes first through third steps. The first step applies a voltage for generating charge forming discharge at the interelectrode XY and the interelectrode XA using the first display electrode as a cathode. The second step applies the increasing voltage to the interelectrode XA after the first step. The increasing voltage has a polarity that makes the address electrode a cathode. The second step also applies a voltage for generating charge forming discharge at the interelectrode YA using the address electrode as a cathode. The third step applies the increasing voltage to the interelectrode XY and the interelectrode YA after the second step. The increasing voltage has a polarity that makes the second display electrode a cathode.

[0036] According to an eleventh aspect of the present invention, the addressing is performed by generating the address discharge in both the interelectrode YA and the interelectrode XY using the second display electrode as an anode. The preparation process includes first through third steps. The first step applies a voltage for generating charge forming discharge at the interelectrode XA and the interelectrode YA using the address electrode as an anode. The second step applies the increasing voltage to the interelectrode XA after the first step. The increasing voltage has a polarity that makes the first display electrode an anode. The second step also applies a voltage for generating charge forming discharge at the interelectrode XY using the first display electrode as an anode. The third step applies the increasing voltage to the interelectrode XY and the interelectrode YA after the second step. The increasing voltage has a polarity that makes the second display electrode an anode.

[0037] According to a twelfth aspect of the present invention, the preparation process includes first through third steps. The first step applies a voltage for generating charge forming discharge at the interelectrode XY and the interelectrode XA using the first display electrode as an anode. The second step applies the increasing voltage to the interelectrode XA after the first step. The increasing voltage has a polarity that makes the address electrode an anode. The second step also applies a voltage for generating charge forming discharge at the interelectrode YA using the address electrode as an anode. The third step applies the increasing voltage to the interelectrode XY and the interelectrode YA after the second step. The increasing voltage has a polarity that makes the second display electrode an anode.

[0038] According to a thirteenth aspect of the present invention, writing format addressing is performed in which the address discharge is generated only in the cell whose wall voltage is to increase.

[0039] According to a fourteenth aspect of the present invention, erasing format addressing is performed in which the address discharge is generated only in the cell whose wall voltage is to decrease.

[0040] According to a fifteenth aspect of the present invention, the addressing is performed by generating the

address discharge having a first intensity or a second intensity in all cells.

[0041] According to a sixteenth aspect of the present invention, the interelectrode XY is supplied with a voltage that decreases the wall voltage before the application of the voltage for the charge forming.

[0042] According to a seventeenth aspect of the present invention, a power source for adding a predetermined value to the maximum value of the increasing voltage applied at the end of the interelectrode YA so as to apply a voltage for generating the address discharge to the interelectrode YA.

[0043] According to an eighteenth aspect of the present invention, the method further includes the steps of constituting the field of display information of plural subfields having weights of intensity, performing the addressing and the sustaining by applying an alternating voltage to the interelectrode XY for each subfield, and performing the preparation process in the subfields except at least one of the plural subfields.

[0044] According to a nineteenth aspect of the present invention, the method further includes the steps of performing the preparation process in which the charge forming and the charge adjusting are performed for the three kinds of interelectrodes and the shortened preparation process in which the charge forming and the charge adjusting are performed for two kinds of interelectrodes including the interelectrode XY and the interelectrode YA, selectively in accordance with contents of display.

[0045] According to a twentieth aspect of the present invention, a display apparatus is provided that includes a plasma display panel and a drive circuit. The plasma display panel includes first and second display electrodes constituting electrode pairs for generating surface discharge for each row of a screen, a dielectric layer for insulating the electrode pairs from the discharge space, and address electrodes crossing the first and second display electrodes via the dielectric layer. The drive circuit performs one of the above-mentioned methods for driving the plasma display panel.

BRIEF DESCRIPTION OF THE DRAWINGS

[0046]

Fig. 1 shows a configuration of a plasma display apparatus according to the present invention.

Fig. 2 is a perspective view showing the inner structure of the plasma display panel.

Fig. 3 shows a structure of the field.

Fig. 4 shows voltage waveforms of a first example of the drive sequence.

Fig. 5 is a graph showing a dependence of the address discharge on the voltage in the driving method shown in Fig. 4.

Figs. 6A and 6B show the wall voltage of the interelectrode XA according to the driving method shown in Fig. 4.

Fig. 7 shows voltage waveforms of a second example of the drive sequence.

Fig. 8 is a graph showing a dependence of the address discharge on the voltage in the driving method shown in Fig. 7.

Fig. 9 is a schematic diagram of the voltage change at the interelectrode IJ.

Fig. 10 shows voltage waveforms of a third example of the drive sequence.

Fig. 11 shows voltage waveforms of a fourth example of the drive sequence.

Fig. 12 shows voltage waveforms of a fifth example of the drive sequence.

Fig. 13 shows voltage waveforms of a sixth example of the drive sequence.

Fig. 14 shows voltage waveforms of a seventh example of the drive sequence.

Fig. 15 shows voltage waveforms of an eighth example of the drive sequence.

Fig. 16 shows voltage waveforms of a ninth example of the drive sequence.

Fig. 17 shows voltage waveforms of a tenth example of the drive sequence.

Fig. 18 shows a first variation of the drive waveform.

Fig. 19 shows a second variation of the drive waveform.

Fig. 20 is a structural diagram of a ramp waveform generating circuit.

Fig. 21 shows voltage waveforms of the driving method of performing the two-step preparation process.

Fig. 22 is a graph showing the dependence of the address discharge on the voltage in the driving method of performing the two-step preparation process.

Figs. 23A and 23B show wall voltage at the interelectrode XA in the driving method of performing the two-step preparation process.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

[0047] Fig. 1 shows a configuration of a plasma display apparatus according to the present invention.

[0048] The plasma display apparatus 100 includes an AC type plasma display panel 1 that is a matrix format thin color display device and a drive unit 80 for selectively lighting cells arranged in a matrix of m columns and n rows that

constitutes a screen ES. The plasma display apparatus 100 is used as a wall-hung television monitor or a computer monitor.

[0049] The plasma display panel 1 includes first and second display electrodes X, Y arranged in parallel forming an electrode pair for generating sustaining discharge (that is also referred to as display discharge) and address electrode A that cross the display electrodes X, Y in the cells. Namely, the plasma display panel 1 has a three-electrode surface discharge structure. The display electrodes X, Y extend in the row direction (the horizontal direction) of the screen ES, and the display electrode Y is used as a scanning electrode for selecting the cells C of a row in the addressing. The address electrode A extends in the column direction (the vertical direction) and is used as a data electrode for selecting cells C of a column.

[0050] The drive unit 80 includes a controller 81, a data processing circuit 83, a power source circuit 84, an X driver 85, a scan driver 86, a Y common driver 87 and an address driver 89. The drive unit 80 is disposed at the backside of the plasma display panel 1. The drive unit 80 is supplied with field data DF showing an intensity level (a gradation level) red, green and blue colors of each pixel by external equipment such as a TV tuner or a computer.

[0051] The field data DF are stored in the frame memory 830 of the data processing circuit 83 and are stored into subfield data Dsf for performing gradation display by dividing the field into a predetermined number of subfields as mentioned below. The subfield data Dsf are stored in the frame memory 830 and are transferred to the address driver 89 for necessity. The value of each bit of the subfield data Dsf is information indicating on or off of the cell in the subfield that is information indicating yes or no of the address discharge more.

[0052] The X driver 85 applies a drive voltage to all display electrodes X simultaneously. Electric standardization of the display electrode X is not limited to the connection on the panel as shown in the figure, but can be performed by inner wiring of the X driver 85 or by wiring on the connection cable. The scan driver 86 applies a drive voltage that is unique to each display electrode Y in the addressing. The Y common driver 87 applies a drive voltage to all display electrodes Y simultaneously for the sustaining. The address driver 89 applies a drive voltage selectively to the total m of address electrodes A in accordance with the subfield data Dsf. These drivers are supplied with a predetermined electric power by the power source circuit 84 via a wiring conductor (not shown).

[0053] Fig. 2 is a perspective view showing the inner structure of the plasma display panel 1.

[0054] In the plasma display panel 1, a pair of display electrodes X, Y is arranged for each row on the inner surface of a glass substrate 11 of the front side substratal structure. The row is a set of cells in the horizontal direction of the screen. Each of the display electrodes X, Y is made of a transparent conductive film 41 and a metal film (a bus conductor) 42, covered by a dielectric layer 17 made of a low melting point glass have a thickness of approximately 30 m. The surface of the dielectric layer 17 is covered with a protection film 18 made of magnesia (MgO) having a thickness of approximately several thousands angstroms. The address electrode A is arranged on the inner surface of the glass substrate 21 of the backside substratal structure and is covered with a dielectric layer 24 having a thickness of approximately 10 m. On the dielectric layer 24, a partition 29 like a ribbon in a plan view having a height of 150 m is disposed at each space between the address electrode A. These partitions 29 define a discharge space 30 of the row direction for each subpixel (a unit area of light emission), and determine a gap size of the discharge space 30. Red, green and blue fluorescent layers 28R, 28G and 28B cover the inner surface of the backside including the upper portion of the address electrode A and the side surface of the partition 29. The discharge space 30 is filled with discharge gas containing neon as a main component and xenon. The fluorescent layers 28R, 28G and 28B are locally excited to emit light by ultraviolet rays that the xenon emits upon the discharge. A pixel of display includes three subpixels arranged in the row direction. A structural member in each subpixel is the cell (the display element) C. Since the arrangement pattern of the partition 29 is a stripe pattern, the portion of the discharge space 30 corresponding to each column is continuous in the column direction over all rows.

[0055] Hereinafter, a driving method of the plasma display panel 1 in the plasma display apparatus 100 will be explained. First, an overview of the gradation display and the drive sequence will be explained, and after that the operation unique to the present invention will be explained in detail.

[0056] Fig. 3 shows a structure of the field.

[0057] In the display of the television picture, sequential each field f (a suffix indicates the order of display) that is an input image is divided into eight subframes sf1, sf2, sf3, sf4, sf5, sf6, sf7 and sf8. In other words, each field f constituting the frame is replaced with a set of eight subframes sf1-sf8. In the case of reproducing a non-interlace format image such as a computer output, each frame is divided into eight. The number of sustaining discharge times of each subfield sf1-sf8 is set with weighting so that ratio of the relative intensity of these subfields sf1-sf8 becomes approximately 1:2:4:8:16:32:64:128. Since 256-step of intensity can be set by combining on and off of red, green and blue colors for each subfield, 256³ of colors can be displayed. However, the subfields sf1 -sf8 are not necessarily displayed in the order of the weight of the intensity. For example, the subfield sf8 having a large weight is arranged in the middle of the field period Tf for optimization.

[0058] A subfield period Ts_{fj} assigned to each subfield sf_j (j = 1-8) includes a preparation period TR for a charge control unique to the present invention, an addressing period TA for forming charge distribution corresponding to display

contents and a display period TS for sustaining and securing the intensity corresponding to the gradation level. In each subfield period Tsf_j, the length of the preparation period TR and the addressing period TA is the same despite of the weight of the intensity. However, the display period TS is longer for larger weight of the intensity. Namely, the length of the period Tsf_j is different in eight subfields.

5 [0059] Fig. 4 shows voltage waveforms of a first example of the drive sequence. In the figure, the character 1, n in parentheses added to the reference character of the display electrode Y indicates the arrangement order of the corresponding row. This is the same for other figures that will be explained below.

[0060] An overview of the drive sequence repeated for each subfield is as follows. In the preparation period TR, a ramp voltage as an increasing voltage is applied to three kinds of interelectrodes XY, XA and YA so as to perform the charge forming and the charge adjusting, which will be explained in detail later. In the addressing period TA, a scanning pulse Py is applied to the display electrode Y one by one so as to perform the row selection. At the same time as the row selection, an addressing pulse Pa having the opposite polarity to the scanning pulse Py to the address electrode A corresponding to the cell in which the address discharge is to be generated. For the write addressing format shown in Fig. 4, an addressing pulse Pa is applied to the cell to be lighted (the currently lighted cell). For the erase addressing format, the addressing pulse Pa is applied to the cell to be not lighted (the currently unlighted cell). In the cell that is supplied with the scanning pulse Py and the addressing pulse Pa, discharge occurs between the address electrode A and the display electrode Y, and the discharge becomes a trigger of discharge between the display electrodes X, Y. This sequence of discharges is called an address discharge. In the display period TS, a sustaining pulse Ps having a predetermined polarity (a positive polarity in this example) is applied to all display electrode Y first. After that, the sustaining pulse Ps is applied to the display electrode X and the display electrode Y alternately. The application of the sustaining pulse Ps causes a surface discharge in the currently lighted cell, and the polarity of the wall voltage between electrodes changes for each discharge.

[The preparation process according to the present invention]

25 [0061] In the preparation period TR, the increasing voltage is applied to two kinds of interelectrodes simultaneously. The simultaneous discharge at the plural interelectrodes decreases the number of times of the voltage application and shortens the necessary time period for the preparation process. Since the voltage between the electrodes is a difference between the electrode potentials, there are different application methods, the application of a ramp waveform pulse to one electrode, the application of ramp waveform pulses having opposite polarity to both electrodes, and the application of a ramp waveform pulse with the application of a rectangular pulse having the opposite polarity to the ramp waveform pulse. The application of the pulse means the operation of biasing the electrode temporarily to a potential different from the GND line.

30 [0062] First, the charge forming discharge is generated at the interelectrode XA and the interelectrode XY, so as to generate an appropriate wall voltage at these interelectrodes XA, XY (a first step). Next, a ramp voltage having the opposite polarity from the first step is applied to the interelectrode XA, and a ramp voltage is applied so that the charge forming discharge can be generated at the interelectrode YA.

35 Thus, the wall voltage at the interelectrode XA is reduced (the charge adjusting) and the charge forming at the interelectrode YA is performed (a second step). Then, a ramp voltage having the opposite polarity from the first step is applied to the interelectrode XY, and a ramp voltage having the opposite polarity from the second step is applied to the interelectrode YA. Thus, the charge adjusting of interelectrode YA and the interelectrode XY is performed (a third step).

40 [0063] Fig. 5 is a graph showing a dependence of the address discharge on the voltage in the driving method shown in Fig. 4. Figs. 6A and 6B show the wall voltage of the interelectrode XA according to the driving method shown in Fig. 4. The measurement methods in these figures are similar to the evaluation of the conventional method. The voltage condition in Fig. 5 is shown in Tables 3 and 4. The voltage conditions in Figs. 6A and 6B are shown in Tables 5 and 6.

Table 3

Addressing preparation								
First Step			Second Step			Third Step		
V1a	V1x	V1y	V2a	V2x	V2y	V3a	V3x	V3y
80	-200	120	0	200	340	0	100	-86
(The unit is volts)								

Table 4

Addressing				Display
Vx	Vy	Vsc	Va	Vs
100	-105	60	*	170
(The unit is volts and * is a parameter)				

Table 5

V1a	V1x	V1y	V2a	V2x	V2y	V3a	V3x	V3y
110	-150	120	0	250	300	110	110	-100
(The unit is volts)								

Table 6

Vx	Vy	Vsc	Va	Vs
100	-105	60	70	170
(The unit is volts)				

[0064] It is obvious from the comparison of Fig. 5 with Fig. 22 that according to the present invention the minimum value of the address voltage V_a that can perform the correct addressing so that the light emission integral value becomes one is lower than in the two-step preparation process, and the voltage margin of addressing is enlarged. As shown in Fig. 6A, in the previously unlighted cell, the discharge occurs when the applied voltage is -16 volts. As shown in Fig. 6B, in the previously lighted cell, the discharge occurs when the applied voltage is -15 volts. The difference between the wall voltages of the interelectrode XA due to the display pattern was reduced to one volt. Fig. 7 shows voltage waveforms of a second example of the drive sequence. In this example, the order of the charge forming and the charge adjusting for three kinds of interelectrodes is different from the example of Fig. 4.

[0065] First, charge forming discharge is generated at the interelectrode XA and the interelectrode YA so as to generate a proper wall voltage at these interelectrodes XA and YA (a first step). Next, a ramp voltage having an opposite polarity from the first step is applied to the interelectrode XA, and a ramp voltage is applied to the interelectrode XY so as to generate the charge forming discharge. Thus, the wall voltage of the interelectrode XA is reduced (charge adjusting) and the charge forming at the interelectrode XY is performed (a second step). Then, a ramp voltage having a polarity opposite from the first step is applied to the interelectrode YA, and a ramp having a polarity opposite from the second step is applied to the interelectrode XY. Thus, the charge adjusting at the interelectrode YA and the interelectrode XY is performed (a third step).

[0066] Fig. 8 is a graph showing a dependence of the address discharge on the voltage in the driving method shown in Fig. 7. The measurement method is similar to the evaluation of the conventional method. The voltage condition in Fig. 8 is shown in Tables 7 and 8.

Table 7

V1a	V1x	V1y	V2a	V2x	V2y	V3a	V3x	V3y
0	300	340	0	-110	240	0	110	-90
(The unit is volts)								

Table 8

Vx	Vy	Vsc	Va	Vs
0	-110	60	70	170
(The unit is volts)				

[0067] In Fig. 8, the variation of the address voltage due to the display pattern is less than in Fig. 5. The address voltage that enables the correct addressing despite of the display pattern is low, and the voltage margin is large.

[0068] Next, the condition of the ramp voltage will be explained. Here, the electrodes I, J are assumed, and the voltage of the interelectrode IJ is indicated by the following symbols.

[0069] The amplitude of the ramp voltage applied for charge forming: $(I) V_m$, $(J) V_m$

[0070] The amplitude of the ramp voltage applied for charge adjusting: $(I) V_n$, $(J) V_n$

[0071] The discharge starting voltage (in the case electrode J is a cathode): $(J) V_{ft} (>0)$

[0072] The discharge starting voltage (in the case electrode I is a cathode): $(I) V_{ft} (>0)$

[0073] The wall voltage before charge forming: $(I) V_{w0}$, $(J) V_{w0}$

[0074] The wall voltage after charge forming and before charge adjusting: $(I) V_{wm}$, $(J) V_{wm}$

[0075] The wall voltage after charge adjusting: $(I) V_{wn}$, $(J) V_{wn}$

[0076] The superscript prefix (IJ) means a voltage based on the potential of the electrode J, and the superscript prefix (JI) means a voltage based on the potential of the electrode I. The interelectrode IJ corresponds to any one of the interelectrodes XY, XA and YA.

[0077] Fig. 9 is a schematic diagram of the voltage change at the interelectrode IJ.

[0078] In order to perform the charge adjusting, minute discharge (charge adjusting discharge) should occur when the second ramp voltage is applied. If the discharge occurs, the wall voltage is adjusted to a constant value depending on $(J) V_n$ in accordance with the following equation.

$$(J) V_{wn} = (J) V_{ft} - (J) V_n \quad (2-1)$$

[0079] The condition is derived from the following inequality.

$$(J) V_n + (J) V_{wm} > (J) V_{ft} \quad (2-2)$$

[0080] At the stage of charge forming, the discharge can occur or cannot occur. If the discharge does not occur, $(I) V_{wm} = (I) V_{w0}$. If the discharge occurs, $(I) V_{wm} = (I) V_{ft} - (I) V_m$.

[0081] The condition of generating the discharge at the charge forming stage is expressed as follows.

$$(I) V_m + (I) V_{w0} > (I) V_{ft} \quad (2-3)$$

[0082] Therefore, the following equation is derived.

$$\begin{aligned} (I) V_{wm} &= \min((I) V_{ft} - (I) V_m, (I) V_{w0}) \\ &= - (J) V_{wm} \end{aligned} \quad (2-4)$$

[0083] As a result, the following inequality is derived.

$$(J) V_{wm} > -((I) V_{ft} - (I) V_m) \quad (2-5)$$

[0084] With reference to the inequality (2-2), if the following expression is satisfied, the discharge will occur at the charge forming stage.

$$(I) V_m - (I) V_n > (I) V_{ft} + (J) V_{ft} \quad (2-6)$$

[0085] Thus, the wall voltage of the interelectrode IJ can be adjusted by applying ramp voltages having different polarities.

[0086] Accordingly, the voltage is set so as to satisfy the condition defined by the inequality (2-6) using three kinds of interelectrodes XY, XA and YA. If the discharge occurs at the interelectrodes XA and YA between the charge forming and the charge adjusting as the interelectrode XY in the sequence shown in Fig. 4 for example, the charged state after the charge forming can be disturbed and the inequality (2-6) may not be satisfied. In this case too, the inequality (2-6) can be a guideline for setting though some adjustment of setting is required. Even if the inequality (2-6) is not satisfied at all interelectrodes, the range of the wall voltage is limited by applying the voltage to two kinds of interelectrodes simultaneously so that the effect of initialization can be expected partially. Since it is necessary for addressing preparation that the discharge occurs when the last ramp voltage is applied to each interelectrode, it is possible to apply a rectangular pulse voltage instead of the ramp voltage first and to adjust the wall voltage just before the last application so that the discharge occurs by the last ramp voltage. It is also possible to perform the preparation process only by one polarity of ramp voltage if the driving waveform is made so as to restrict the value of the wall voltage before the preparation process.

[0087] Fig. 10 shows voltage waveforms of a third example of the drive sequence.

[0088] In the preparation period TR, the charge forming and the charge adjusting are performed for three kinds of interelectrodes in the same order as in Fig. 4. In the addressing period TA, the erasing format addressing is performed. In the display period TS, the address electrode A is biased so as to prevent undesirable discharge, and the sustaining pulse Ps is applied to the display electrodes X, Y alternately with regarding the display electrode X as a first application target.

[0089] Fig. 11 shows voltage waveforms of a fourth example of the drive sequence.

[0090] In the preparation period TR, the charge forming and the charge adjusting are performed for three kinds of interelectrodes in the same order as in Fig. 7. The operation after that is the same as in Fig. 10.

[0091] In the addressing, a priming address method can be used in which address discharge having different intensity corresponding to display data not limited to setting of on and off in accordance with on and off of the address discharge.

[0092] Fig. 12 shows voltage waveforms of a fifth example of the drive sequence. Fig. 13 shows voltage waveforms of a sixth example of the drive sequence.

[0093] In the addressing, the address discharge is generated by the address electrode A as a cathode. In the same time, the polarity of the applied voltage in the preparation period TR is selected. The order of the charge forming and the charge adjusting for three kinds of interelectrodes in Fig. 12 is the same as that in Fig. 4. The order of the charge forming and the charge adjusting for three kinds of interelectrodes in Fig. 13 is the same as that in Fig. 7.

[0094] Fig. 14 shows voltage waveforms of a seventh example of the drive sequence.

[0095] In order to simplify the power source circuit, only a power supply is used that biases the electrodes X, Y and A to a positive potential with respect to the GND. A trapezoidal voltage generated by adding an offset to the increase starting voltage of the ramp voltage is applied so as to shorten the time period necessary for the preparation process.

[0096] Fig. 15 shows voltage waveforms of an eighth example of the drive sequence.

[0097] The charge adjusting is performed for three kinds of interelectrodes XY, XA and YA one by one. The ramp waveform pulse is applied to each electrode four times. Namely, the increasing voltage is applied to each interelectrode two times. In the illustrated example, the charge forming and the charge adjusting are performed for the interelectrode XA, the interelectrode XY and the interelectrode YA in this order. The disturbance of the charge is less than the case where the voltage is applied to two kinds of interelectrode simultaneously, and the voltage setting is easier. However, there is a disadvantage in that the preparation period TR increases. This example is suitable for the case in which the preparation process is performed only for a part of the plural subfields constituting a high definition field.

[0098] As explained above, the charge control by the increasing voltage has an advantage in that the minute discharge with a little light emission quantity can uniform the charge distribution that is advantageous for a contrast, adding to the compensation of the variation of the discharge characteristics. However, if a certain subfield is lighted by the entire surface, the contrast does not decrease even if a strange discharge occurs in the preparation period of the subfield following the above-mentioned subfield. In this case, the above-mentioned condition of the inequality (2-6) is relieved, so that the application time can be shortened by increasing the gradient of the ramp waveform.

[0099] It is also possible that only when a certain subfield is in the lighted state, the erasing discharge is generated at the final stage of the display period so as to drop the wall voltage to a value close to the unlighted state, and a strong discharge does not occur in the preparation period. This structure will be explained below.

[0100] The value of the wall voltage $(^{(U)})V_{W0}$ is different in accordance with that the previous subfield is lighted or unlighted. If the previous subfield is unlighted, the value of the wall voltage $(^{(U)})V_{W0}$ can be regarded as zero. If the previous subfield is lighted, the wall voltage of the interelectrode XY changes its polarity in every discharge. For example, in the sequence of Fig. 7, a negative wall charge remains in the display electrode X, and a positive wall charge remains in the display electrode Y at the end of the display period TS. There is little wall charge in the vicinity of the address electrode A. In the relationship with the sustaining voltage Vs, the $(^{(YA)})V_{W0}$ is approximately Vs/2, and the $(^{(XA)})V_{W0}$ is approximately -Vs/2. The $(^{(YA)})V_{W0}$ has the same polarity as the $(^{(YA)})V_1$, and the $(^{(XA)})V_{W0}$ has the opposite polarity from

the $(X_A)V_1$.

[0101] As shown in a ninth example of Fig. 16 or in a tenth example of Fig. 17, a pulse Pd having a small width of approximately 500 ns or a ramp waveform pulse Pe having a steep gradient is applied at the final stage of the display period so as to generate the erasing discharge. Thus, the same state as in the unlighted case can be obtained. Despite of the display pattern of the previous subfield, the $(Y_A)V_{W0}$ and $(X_A)V_{W0}$ can be substantially zero, so that the time period for generating the minute discharge can be shortened. Here, the steep gradient of the ramp waveform means a gradient that can generate an impulsive strong discharge, and it can be a slow waveform.

[0102] The drive sequence can be variously arranged and can be a combination of the above-mentioned examples. The voltage applied for generating the minute discharge is not limited to the ramp voltage and is not required to increase at a constant rate from zero. Since the discharge does not occur before the applied voltage reaches the discharge starting voltage Vf, it is possible to apply such a voltage that the cell voltage rapidly reaches a predetermined value below the discharge starting voltage and then mildly increases to a predetermined voltage Vr considering the wall voltage.

[0103] Fig. 18 shows a first variation of the drive waveform. Fig. 19 shows a second variation of the drive waveform.

[0104] Instead of the ramp voltage a slow waveform voltage can be applied for generating the minute discharge. However, the cell voltage should not reach the discharge starting voltage before the increase of the voltage becomes slow. A step waveform voltage having a minute step can be applied for generating the minute discharge. By setting the step the amplitude of the minute discharge can be controlled. In the real driving, the voltage can drop temporarily at the discharge due to an impedance of the power source. The increasing voltage in this specification includes a voltage whose waveform increases with microscopic waving due to the temporary drop at each discharge.

[0105] Fig. 20 is a structural diagram of a ramp waveform generating circuit.

[0106] The ramp waveform generating circuit 90 includes a power source PW1 that generates the voltage V1, a switching transistor T1 and a gate driver DR1 for driving the gate electrode of the transistor T1. A resistor R1 is inserted between the power source PW1 and the source electrode of the transistor T1, and the output of the gate driver DR1 is given to the gate electrode of the transistor T1 via an AC coupling of the capacitance C1. The gate driver DR1 shapes the timing signal S1 and outputs a pulse having an amplitude Ve. The gate electrode of the transistor T1 is supplied with a control pulse having an amplitude Ve with respect to the power source voltage V1, and the potential thereof becomes $V_1 - V_e$. The gate-source threshold level Vth is set so that the inequality $V_e > V_{th}$ is satisfied. If the transistor T1 is turned on and current flows from the power source PW1 to a capacitive load Cxy at the interelectrode XY, for example, the resistor R1 generates a voltage drop, and the source electrode potential of the transistor T1 is maintained at $V_1 - V_e + V_{th}$. At this time, the transistor T1 is maintained in the ON state, and the current flowing through the transistor T1 becomes a constant value $(V_e - V_{th})/R1$ so that the potential of the capacitive load Cxy rises at a constant gradient. This gradient can be controlled by the resistor R1 or the voltage Ve as shown in accordance with the equation $dV/dt = ((V_e - V_{th})/R1)/C_{xy}$. When the transistor T1 is turned off and the transistor T2 is turned on, the charge of the capacitive load Cxy is discharged to the ground line through the diode D2 and the transistor T2 so that the waveform becomes back to zero volt (the GND potential). In order to apply ramp voltages having different amplitudes in the preparation period TR as explained above, a necessary number of circuits having the same configuration as in Fig. 20 is provided.

[0107] If the addressing preparation process is performed in accordance with the present invention, the cell voltage of each cell is the discharge starting voltage of each cell when applying the reach voltage of the ramp voltage just before the addressing. Therefore, the intensity of the address discharge depends on the difference voltage $(I) V_{30} = (I) V_{20} - (I) V_{10}$ between the voltage $(I) V_{20}$ applied to the interelectrode that generates the address discharge at the address discharge and the reach voltage $(I) V_{10}$ of the ramp waveform that was applied to the interelectrode last. A power source (power sources V10 and V30) is used that directly sets the difference voltage $(I) V_{30}$, so that the drive circuit becomes more endurable for a variation of the power source voltage than the independent power source configuration (power sources V10 and V20).

[0108] As explained above, the present invention can enlarge the voltage margin of the addressing and can realize a stable display.

Claims

1. A method for driving a plasma display panel including first and second display electrodes making electrode pairs for generating surface discharge for each row of a screen, a dielectric layer for insulating the electrode pairs from the discharge space and address electrodes crossing the first and second display electrodes via the dielectric layer, the method comprising a charge forming step and a charge adjusting step as a preparation process of addressing for forming charge distribution corresponding to display contents, wherein

the charge forming step generates wall voltage having the same polarity at the same kind of interelectrode of all cells constituting the screen, for three kinds of interelectrodes, an interelectrode XY between the display

electrodes, an interelectrode XA between the first display electrode and the address electrode, and an interelectrode YA between the second display electrode and the address electrode, and the charge adjusting step decreases the wall voltage by applying an increasing voltage that increases continuously or step by step.

2. The method according to claim 1, wherein the charge forming step is performed by applying an increasing voltage that increases monotonously and continuously or step by step.
3. The method according to claim 1, wherein the increasing voltage applied to at least one kind of interelectrode is a ramp voltage.
4. The method according to claim 1, wherein the increasing voltage applied to at least one kind of interelectrode is a slow waveform voltage.
5. The method according to claim 1, wherein the increasing voltage applied to at least one kind of interelectrode is a step waveform voltage.
6. The method according to claim 1, wherein a bias voltage for shortening the application period is added to the increasing voltage applied to at least one kind of interelectrode.
7. The method according to claim 1, wherein the charge forming step and the charge adjusting step are performed for each of the three kinds of interelectrode sequentially.
8. The method according to claim 1, wherein the application of the increasing voltage is performed for two of the three kinds of interelectrode simultaneously.
9. The method according to claim 8, wherein the addressing is performed by generating the address discharge in both the interelectrode YA and the interelectrode XY using the second display electrode as a cathode, and the preparation process includes
 - a first step for applying a voltage for generating charge forming discharge at the interelectrode XA and the interelectrode YA using the address electrode as a cathode,
 - a second step for applying the increasing voltage to the interelectrode XA after the first step, the increasing voltage having a polarity that makes the first display electrode a cathode, and for applying a voltage for generating charge forming discharge at the interelectrode XY using the first display electrode as a cathode, and
 - a third step for applying the increasing voltage to the interelectrode XY and the interelectrode YA after the second step, the increasing voltage having a polarity that makes the second display electrode a cathode.
10. The method according to claim 8, wherein the addressing is performed by generating the address discharge in both the interelectrode YA and the interelectrode XY using the second display electrode as a cathode, and the preparation process includes
 - a first step for applying a voltage for generating charge forming discharge at the interelectrode XY and the interelectrode XA using the first display electrode as a cathode,
 - a second step for applying the increasing voltage to the interelectrode XA after the first step, the increasing voltage having a polarity that makes the address electrode a cathode, and for applying a voltage for generating charge forming discharge at the interelectrode YA using the address electrode as a cathode, and
 - a third step for applying the increasing voltage to the interelectrode XY and the interelectrode YA after the second step, the increasing voltage having a polarity that makes the second display electrode a cathode.
11. The method according to claim 8, wherein the addressing is performed by generating the address discharge in both the interelectrode YA and the interelectrode XY using the second display electrode as an anode, and the preparation process includes
 - a first step for applying a voltage for generating charge forming discharge at the interelectrode XA and the interelectrode YA using the address electrode as an anode,
 - a second step for applying the increasing voltage to the interelectrode XA after the first step, the increasing voltage having a polarity that makes the first display electrode an anode, and for applying a voltage for gener-

ating charge forming discharge at the interelectrode XY using the first display electrode as an anode, and a third step for applying the increasing voltage to the interelectrode XY and the interelectrode YA after the second step, the increasing voltage having a polarity that makes the second display electrode an anode.

- 5 12. The method according to claim 8, wherein the addressing is performed by generating the address discharge in both the interelectrode YA and the interelectrode XY using the second display electrode as an anode, and the preparation process includes
- 10 a first step for applying a voltage for generating charge forming discharge at the interelectrode XY and the interelectrode XA using the first display electrode as an anode,
a second step for applying the increasing voltage to the interelectrode XA after the first step, the increasing voltage having a polarity that makes the address electrode an anode, and for applying a voltage for generating charge forming discharge at the interelectrode YA using the address electrode as an anode, and
15 a third step for applying the increasing voltage to the interelectrode XY and the interelectrode YA after the second step, the increasing voltage having a polarity that makes the second display electrode an anode.
13. The method according to claim 1, wherein writing format addressing is performed in which the address discharge is generated only in the cell whose wall voltage is to increase.
- 20 14. The method according to claim 1, wherein erasing format addressing is performed in which the address discharge is generated only in the cell whose wall voltage is to decrease.
15. The method according to claim 1, wherein the addressing is performed by generating the address discharge having a first intensity or a second intensity in all cells.
- 25 16. The method according to claim 1, wherein the interelectrode XY is supplied with a voltage that decreases the wall voltage before the application of the voltage for the charge forming.
17. The method according to claim 1, wherein a power source for adding a predetermined value to the maximum value of the increasing voltage applied at the end of the interelectrode YA so as to apply a voltage for generating the address discharge to the interelectrode YA.
- 30 18. The method according to claim 1, further including the steps of constituting the field of display information of plural subfields having weights of intensity, performing the addressing and the sustaining by applying an alternating voltage to the interelectrode XY for each subfield, and performing the preparation process in the subfields except at least one of the plural subfields.
- 35 19. The method according to claim 1, further including the step of performing the preparation process in which the charge forming and the charge adjusting are performed for the three kinds of interelectrodes and the shortened preparation process in which the charge forming and the charge adjusting are performed for two kinds of interelectrodes including the interelectrode XY and the interelectrode YA, selectively in accordance with contents of display.
- 40 20. A display apparatus comprising:
- 45 a plasma display panel including first and second display electrodes constituting electrode pairs for generating surface discharge for each row of a screen,
a dielectric layer for insulating the electrode pairs from the discharge space, and
address electrodes crossing the first and second display electrodes via the dielectric layer; and
50 a drive circuit for performing the method for driving the plasma display panel according to claim 1.
- 55

Fig. 1




Fig. 2




Fig. 3




Fig. 4




Fig. 5




Fig. 6A

PREVIOUS UNLIGHTED




Fig. 6B

PREVIOUS LIGHTED




Fig. 7




Fig. 8




Fig. 9




Fig. 10




Fig. 11




Fig. 12




Fig. 13




Fig. 14





Fig. 15






Fig. 17




Fig. 18




Fig. 19




Fig. 20




Fig. 21




Fig. 22





Fig. 23A

PREVIOUS UNLIGHTED






Fig. 23B

PREVIOUS LIGHTED



THIS PAGE BLANK (USPTO)



(12)

EUROPEAN PATENT APPLICATION

(88) Date of publication A3:
17.04.2002 Bulletin 2002/16

(51) Int Cl.7: G09G 3/28

(43) Date of publication A2:
03.01.2001 Bulletin 2001/01

(21) Application number: 00303611.8

(22) Date of filing: 28.04.2000

(84) Designated Contracting States:
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
MC NL PT SE
Designated Extension States:
AL LT LV MK RO SI

- Yoneda, Yasushi, c/o Fujitsu Limited
Kawasaki-shi, Kanagawa 211-8588 (JP)
- Awamoto, Kenji, c/o Fujitsu Limited
Kawasaki-shi, Kanagawa 211-8588 (JP)
- Hashimoto, Yasunobu, c/o Fujitsu Limited
Kawasaki-shi, Kanagawa 211-8588 (JP)
- Yoshikawa, Kazuo, c/o Fujitsu Limited
Kawasaki-shi, Kanagawa 211-8588 (JP)
- Kishi, Tomokatsu, c/o Fujitsu Limited
Kawasaki-shi, Kanagawa 211-8588 (JP)

(30) Priority: 29.06.1999 JP 18274499

(71) Applicant: FUJITSU LIMITED
Kawasaki-shi, Kanagawa 211-8588 (JP)

(72) Inventors:
• Takayama, Kunio, c/o Fujitsu Limited
Kawasaki-shi, Kanagawa 211-8588 (JP)
• Sakita, Koichi, c/o Fujitsu Limited
Kawasaki-shi, Kanagawa 211-8588 (JP)

(74) Representative: Hitching, Peter Matthew et al
Haseltine Lake & Co.,
Imperial House,
15-19 Kingsway
London WC2B 6UD (GB)

(54) Method for driving a plasma display panel

(57) A method is provided for driving a plasma display panel (1) that includes first and second display electrodes (X, Y) for generating surface discharge and address electrodes (A) that cross the display electrodes (X, Y) via a dielectric layer. In the preparation process of the addressing for forming a charge distribution corresponding to the display contents, a charge forming step and a charge adjusting step are performed. The charge forming step generates wall voltage having the same polarity at the same kind of interelectrode of all cells constituting the screen, for three kinds of interelectrodes, an interelectrode XY between the display electrodes, an interelectrode XA between the first display electrode and the address electrode, and an interelectrode YA between the second display electrode and the address electrode. The charge adjusting step decreases the wall voltage by applying an increasing voltage that increases continuously or step by step.

In this way, a plasma display panel that can enlarge the voltage margin and can realize a stable display can be provided.

Fig. 6A

PREVIOUS UNLIGHTED





Fig. 6B

PREVIOUS LIGHTED





European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 00 30 3611

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.7)
X	WO 97 20301 A (PLASMACO INC.) 5 June 1997 (1997-06-05) * abstract * * page 8, line 16 - line 30 * * page 13, line 16 - line 20 * * page 16, line 28 - line 38; figures 1-12 *	1-20	609G3/28
X	EP 0 782 167 A (PIONEER ELECTRONIC CORP.) 2 July 1997 (1997-07-02) * column 13, line 52 - column 14, line 40; figures 4,7 *	1-20	
X	EP 0 866 439 A (FUJITSU LTD.) 23 September 1998 (1998-09-23) * abstract * * column 3, line 32 - line 43 * * column 5, line 44 - column 6, line 20 * * column 7, line 50 - column 8, line 31 * * column 14, line 46 - column 15, line 27 * * column 18, line 34 - line 40; figures 5,6,13-15 *	1-20	
X	US 5 663 741 A (KANAZAWA) 2 September 1997 (1997-09-02) * column 7, line 32 - column 8, line 21 * * column 16, line 23 - line 49 * * column 18, line 38 - column 19, line 15; figures 10,15,19-22 *	1-20	
The present search report has been drawn up for all claims			
Place of search THE HAGUE		Date of completion of the search 20 February 2002	Examiner O'Reilly, D
<p>CATEGORY OF CITED DOCUMENTS</p> <p>X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document</p> <p>T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons A : member of the same patent family, corresponding document</p>			

EP0 FORM 1503 03.02 (P04001)

**ANNEX TO THE EUROPEAN SEARCH REPORT
ON EUROPEAN PATENT APPLICATION NO.**

EP 00 30 3611

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report.
The members are as contained in the European Patent Office EDP file on
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

20-02-2002

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
WO 9720301	A	05-06-1997	US 5745086 A	28-04-1998
			AU 705338 B2	20-05-1999
			AU 1076697 A	19-06-1997
			CA 2233686 A1	05-06-1997
			CN 1203684 A	30-12-1998
			EP 0864141 A1	16-09-1998
			JP 2000501199 T	02-02-2000
			WO 9720301 A1	05-06-1997
EP 782167	A	02-07-1997	JP 9237580 A	09-09-1997
			EP 0782167 A2	02-07-1997
			JP 2001202060 A	27-07-2001
			JP 2001188509 A	10-07-2001
			US 6037916 A	14-03-2000
			US 5877734 A	02-03-1999
EP 866439	A	23-09-1998	JP 11073155 A	16-03-1999
			EP 0866439 A1	23-09-1998
			JP 10319901 A	04-12-1998
			TW 418380 B	11-01-2001
			US 6020687 A	01-02-2000
US 5663741	A	02-09-1997	JP 3025598 B2	27-03-2000
			JP 6314078 A	08-11-1994
			FR 2704674 A1	04-11-1994

EPO FORM P0439

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ BLACK BORDERS
- ☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
- ☒ FADED TEXT OR DRAWING
- ☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING
- ☐ SKEWED/SLANTED IMAGES
- ☒ COLOR OR BLACK AND WHITE PHOTOGRAPHS
- ☐ GRAY SCALE DOCUMENTS
- ☒ LINES OR MARKS ON ORIGINAL DOCUMENT
- ☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
- ☐ OTHER: _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.

THIS PAGE BLANK (USPTO)